**eMagin Corporation SXGA-096 MWXL** 

# **SXGA-096 MW XL**

## **1280 X 1024 LOW-POWER MONOCHROME WHITE XL AMOLED MICRODISPLAY**



*DATASHEET Revision D*

**For Part Numbers:**

**EMA-101201-01**

eMagin Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other rights. Application circuits shown, if any, are typical examples illustrating the operation of the devices. eMagin Corporation cannot assume responsibility for any problem arising out of the use of these circuits

eMagin Corporation 700 South Road, Suite 201 Hopewell Junction , New York 12533 www.emagin.com



## **TABLE OF CONTENTS**





#### **16. [APPENDIX D: RECOMMENDED REGISTER SETTINGS](#page-96-0) ..97**

#### <span id="page-4-0"></span>**1. INTRODUCTION**

The SXGA-096 OLED-XL device from eMagin Corporation is an active-matrix organic light emitting diode (AMOLED) microdisplay intended for near-to-eye applications that demand high brightness, high resolution, high image quality, compact size, and low power. Combining a total of 4,015,536 active dots, the SXGA-096 display is built on a single crystal silicon backplane and features eMagin's proprietary thin-film OLED XL technology offering extended life and luminance performance.

The active array is comprised of 1292 x 1036 square pixels with a 9.6-micron pitch and a 75% fill factor. An extra 12 columns and 12 rows (beyond the 1280 x 1024 main array) are provided to enable the active SXGA-096 display to be shifted by steps of 1 pixel in the X and Y directions for optical alignment purposes. Additional dummy and test pixels surround the active array. Each full pixel is laid out as three 3.2 x 9.6 micron identical sub-pixels, which together form the 9.6-micron square RGB color group. Three primary color filter stripes are applied in alignment with the sub-pixels on a white-emissive OLED layer to form the color display.

The SXGA-096 monochrome microdisplay can be configured to be driven by a single 8-bit data interface, reducing the interconnect requirements at system level. The microdisplay connector still provides three 8 bit ports should the user prefer to control each sub-pixel independently.

The SXGA-096 design features eMagin's proprietary "Deep Black" architecture that ensures off- pixels are truly black, automatically optimizes contrast under all conditions, and delivers improved pixel uniformity. In addition to its flexible matrix addressing circuitry, the SXGA-096 includes an internal 10 bit DAC that ensures 256 fully gamma-corrected gray levels, an on-chip set of look-up-tables for digital gamma correction, and a novel pulse-width-modulation (PWM) function that, together with the standard analog control, provides an extended dimming range. The PWM function also enables an impulse drive mode of operation that significantly reduces motion artifacts in high speed scene changes.

The SXGA-096 includes a very low-power, low-voltage-differential-signaling (LVDS) serialized interface for video data transport that minimizes the number of board interconnections and connector size, reduces electromagnetic emissions (EMI), and enables a lightweight and flexible cable link to a remote video source. Compatibility with standard LVDS drivers found in most commercially available FPGAs simplifies the system integrators task.

Detailed device specifications and application information for the SXGA-096 OLED-XL microdisplay produced by eMagin Corporation are provided in this document.

## <span id="page-5-0"></span>**2. GENERAL DESCRIPTION**

## <span id="page-5-1"></span>**2.1 SXGA-096 Mono White XL Microdisplay**



#### <span id="page-6-0"></span>**3. FUNCTIONAL OVERVIEW**



Figure 1: Top-level block diagram for SXGA-096



Figure 2: System application diagram





#### <span id="page-8-0"></span>**3.1 LVDS Port Mapping**

The SXGA-0-96 microdisplay backplane (Silicon CMOS integrated Circuit) is designed to support full color operation (RGB) and the data interface can accept up to 24 bits. For monochrome only application, such as the SXGA096 Monochrome White XL microdisplay, it is possible to reduce the number of interconnects by taking advantage of the built-in monochrome mode, which can be set in the DISPMODE register (Register 02, Bit 6). In this mode, (Bit  $6 = 1$ ), only one 8-bit data port is required and internal circuitry replicates the 8-bit value to the 3 sub-pixels that make up the full pixel.

This eliminates the need for 2 of the 4 LVDS pairs used to connect the SXGa096 microdisplay to the host interface. Pairs RD0 and RD3 can be left unconnected.

[Figure 4](#page-8-1) below shows the correspondence between the LVDS pairs and the data/control signals they carry.

<b>Bits</b>	<b>RD0</b>	RD <sub>1</sub>	RD <sub>2</sub>	RD <sub>3</sub>	
	R <sub>7</sub>	G <sub>6</sub>	R <sub>0</sub>	<b>B5</b>	
6	R <sub>1</sub>	G <sub>5</sub>	<b>DE</b>	<b>B4</b>	
5	R <sub>6</sub>	G <sub>1</sub>	<b>HSYNC</b>	<b>B3</b>	
4	R <sub>5</sub>	G <sub>0</sub>	<b>ENABLE</b>	<b>B1</b>	
3	R <sub>4</sub>	G <sub>4</sub>	<b>VSYNC</b>	<b>B0</b>	
2	R <sub>3</sub>	G <sub>3</sub>	<b>B7</b>	<b>B2</b>	
	R <sub>2</sub>	G <sub>2</sub>	G7	<b>B6</b>	
	Dummy	Dummy	Dummy	Dummy	

<span id="page-8-1"></span>Figure 4: LVDS – Data/Control Mapping

## <span id="page-9-0"></span>**4. INPUT / OUTPUT DESCRIPTION**

Connector J1 is a Hirose DF12D (3.0)-30DP-0.5V

Connector J1



#### <span id="page-10-0"></span>**5. PIXEL ARRAY LAYOUT**



The figure above shows how the pixels and subpixels are arranged on the silicon die To the left, protected by an opaque layer, are two sets of subpixels used for voltage regulation and gamma correction.

Surrounded by a black frame is the addressable pixel array, made of 1292 (x3) x 1036 pixels. The R,G,B identifications define the subpixels that belong to one pixel (or color group in the case of a color microdisplay). For the SXGA096 MWXL, there is no color filter over the subpixels. Each subpixel shares the same input when the microdisplay is driven in the monochrome mode. Each subpixel will generate a white light, even when driven independently by the host interface.

#### <span id="page-11-0"></span>**6. ELECTRICAL CHARACTERISTICS**



#### Table 6-1 : Absolute Maximum Ratings

Stresses at or above those listed in this table may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the following tables is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability (except for the reverse bias condition. See below). Prolonged exposure to high temperatures will shorten the luminance half-life.

<b>Symbol</b>	<b>Parameter</b>	Min	Typ.	Max.	Unit
VDD1.8	Front End Power Supply	1.71	1.8	1.89	<b>VDC</b>
VD <sub>D5</sub>	Array/Analog Power Supply	4.75		5.25	<b>VDC</b>
<b>VCOM</b>	Common electrode bias	$-5$	$-2.0$	$\theta$	<b>VDC</b>
<b>VPG</b>	<b>Array Bias Supply</b>	$-3$	$-1.5$	$\theta$	<b>VDC</b>
<b>Tst</b>	<b>Storage Temperature</b>	$-55$		$+90$	$\rm ^{\circ}C$
Ta	Ambient Operating Temp.	$-45$	$+25$	$+70$	$\rm ^{\circ}C$
Pdt	All Pixels On Power		300		mW
	Consumption $(+25^{\circ}C)$				

Table 6-2 : Recommended Operating Conditions







#### Table 6-4 : AC Characteristics





Power consumption measured at 60Hz refresh rate, room ambient temperature and with a TVlike color test pattern that represents an average video mode (See below Figure 4) and a full white field equivalent luminance of 900 cd/ $m^2$ 



Figure 5: Test Pattern

[Figure 6](#page-13-0) shows the typical room temperature power consumption of the display for different image contents and maximum luminance.



<span id="page-13-0"></span>Figure 6: SXGA096 MWXL Power vs. Luminance

[Figure 7](#page-14-0) shows the typical power consumption (mW) over the operational temperature range ( $^{\circ}$ C) and a room temperature luminance set to 900 cd/m<sup>2</sup> with 50% of the pixels turned on.



<span id="page-14-0"></span>Figure 7: Power vs. Temperature

## <span id="page-15-0"></span>**6.1 Timing Characteristics**

## <span id="page-15-1"></span>6.1.1 Video Input Timing Diagrams



Figure 8: Video Input Timing Diagram

<b>Parameter</b>	<b>Symbol</b>	Min.	Typ.	Max.	Unit
Clock Frequency	$F_{CLK}$		91 <sup>1</sup>	120	<b>MHz</b>
Clock Period	$T_{\rm CLK}$		10.98		ns
Clock Duty	$D_{\text{CLK}}$	45		55	$\%$
<b>VSYNC Pulse Width</b>	$T_{VS}$	2			HSYNC period
Time to Active Video Start	<b>T</b> <sub>AVS</sub>	5			HSYNC period
Time to Next Vsync	<b>T</b> VIDL	2			HSYNC period
Active Video Lines	<b>T</b> <sub>AV</sub>	526	1024	1036	HSYNC period
<b>HSYNC Pulse Width</b>	$T_{\rm HS}$	8			SCLK period
Time to DE Start	<b>T</b> <sub>DES</sub>	12			SCLK period
Time to Next Hsync	<b>THIDL</b>	12			SCLK period
Active Video Pixel	<b>TLDATA</b>	782	1280	1292	SCLK period
Line Overscan	$T_{HL}$	1200			SCLK period

Table 6-5 : Video Input Timing Characteristics

Note 1: SXGA @ 60 0Hz frame rate, Reduced Blanking Mode

## <span id="page-17-0"></span>6.1.2 Gamma Sensor Timing Diagram



Figure 9: Gamma Sensor Timing Diagram





#### <span id="page-18-0"></span>**7. OPTICAL CHARACTERISTICS**

#### <span id="page-18-1"></span>**7.1 Room Temperature Characteristics**

<b>Symbol</b>	<b>Parameter</b>	Min.	Typ.	Max.	Unit
<b>LMAX</b>	Front Luminance @ max gray level	600	$700^{(1)}$	$900^{(2)}$	cd/m <sup>2</sup>
	Variability (display to display) $(3)$	$\Omega$	3	5	%
<b>LMIN</b>	Minimum display luminance @ max. $gray$ level $^{(4)}$		0.2	0.5	cd/m <sup>2</sup>
<b>CR</b>	White to Black Contrast Ratio	1,000:1	10,000:1	> 50,000:1	
<b>CIE White</b>	$CIE-X$	0.270	0.310	0.370	
	CIE-Y	0.300	0.350	0.380	
GL	Gray Levels		256	256	levels
$F_R$	<b>Refresh Rate</b>	30	60	85	Hz
FF	Emissive Area/Total Sub-pixel Area		0.75		
$U_{LA}$	End to end large-area uniformity	$85^{(5)}$			%
$S_{VH}$	Pixel spatial noise at $\frac{1}{2}$ luminance $(6)$ (1STD)			5	$\%$
<b>T</b> <sub>ON</sub>	Time to recognizable image after application of power			0.5	sec

Table 7-1 : SXGA-096 XL Color Microdisplay Optical Characteristics Conditions: Ta =  $+20^{\circ}$ C, VDD1.8 =  $+1.8V$ , VDD5 =  $+5V$ , VPG =  $-1.5V$ , Refresh rate: 60 Hz

Note 1: At the center of a display with all pixels on at gray level 255

Note 2: At the center of a display with all pixels on at gray level 255

Note 3: When using on-board eeprom values to set IDRF for the targeted luminance (See 9.4.5)

Note 4: Assumes IDRF = 06, DIMCTL = 64 and use of the PWM dimming mode (see 9.4.4).

Note 5: At gray level 255 and 900 cd/m2 luminance. Luminance uniformity measured between the nominal values of five 1,000 pixel zones located in the four extreme corners and the center zone of the display.

Note 6: Spatial noise is measured at half the nominal luminance  $(\sim 450 \text{ cd/m}^2)$  and gray level 255. The measurement is the ratio of the variability (standard deviation) by the mean luminance.

#### <span id="page-19-0"></span>**7.2 Characteristics over full operational temperature range (-46°C to +71°C)**

Figure 9 below shows the luminance regulation over the full operational temperature range with the display operated with 50% of pixels turned on at gray level 255 and a room temperature luminance set to  $\sim 900 \text{ cd/m}^2$ .

The typical variability (defined as (Max-Min)/(Max+Min)) is 9%



Figure 10: Luminance stability vs. Temperature

Figures 9 and 10 show the stability of the White color point (CIE-X and CIE-Y) over the full operational temperature range at luminance set to 900 cd/ $m<sup>2</sup>$  at room temperature.



Figure 11: White CIE-X vs. Temperature @ 900 cd/m<sup>2</sup>



Figure 12: White CIE-Y vs. Temperature @ 900 cd/m<sup>2</sup>

#### <span id="page-21-0"></span>**8. MECHANICAL CHARACTERISTICS**

Connectors J1 Manufacturer: Hirose<br>Manufacturer Part Number: DF12D(3.0)-30DP-0.5V Manufacturer Part Number:

Mating Connector Information Manufacturer: Hirose<br>
Manufacturer: Hirose<br>
Manufacturer Part Number: DF12A

DF12A(3.0)-30DS-0.5V

Weight:  $<$  3 grams Printed Circuit Board Material: FR4 Printed Circuit Board Tolerances:  $\pm 0.25$  mm (both axes)



Figure 13: SXGA-096 Microdisplay Assembly



Figure 14: SXGA-096 Microdisplay Assembly - Detail

#### <span id="page-24-0"></span>**9. CARRIER BOARD SCHEMATIC**



#### <span id="page-25-0"></span>**10. DETAILED FUNCTIONAL DESCRIPTION**

#### <span id="page-25-1"></span>**10.1 Video Interface**



Figure 15: LVDS Receiver Block Diagram

The video interface signals are composed of 4 data pairs and one clock pair, which are the low voltage differential signaling (LVDS), and one control signal (LVDS\_ALIGN), which is a CMOS signal. It is different from the industry standard LVDS interface protocols. The receiver input PADs expect the standard LVDS output signaling, but the serialization and protocol is different. The LVDS data pairs should be 8-bit serialized data. The LVDS clock also should be the serialized signal in the same way to the data channel with toggle pattern instead of PLL clock. It always should be 4 times faster than the pixel clock. The LVDS receiver uses both edges of clock. And it has a special skew compensation circuit to harmonize the skews among the 4 data pairs and the data alignment logic. The LVDS receiver expects the special skew compensation patterns through all LVDS channels including the clock channel when power is applied and the alignment patterns to identify the MSB of the 8-bits serial data at every VSYNC at least. (Refer to Appendix B)

[Figure 16](#page-26-0) shows how the LVDS channels map into data (R,G,B) and control signals

Note that a monochrome white implementation at reduced power is possible by using only channels RD2 and RD3 and setting bit 6 of register 2 (DISPMODE) to 1.



\* : Dummy bits for line balance Figure 16: LVDS Data Map

<span id="page-26-0"></span>

Table 10-1: Example LVDS Interface Timing



Table 10-2: LVDS Characteristics

#### <span id="page-28-0"></span>**10.2 D/A Conversion**

In this design the conversion of the video input signal into an analog drive signal at the pixel is carried out in a two-step process during each horizontal clock period. The digital input video data is first transformed into a precise time delay based on counts of the global RAMP clock. Second, the time delay triggers the column switch to sample the voltage of a linear ramp and to store the analog value on the column line capacitor. The selected pixel circuit copies the analog data and uses it for driving the OLED diode until it is refreshed during the next frame period.

A block diagram of one column drive circuit is shown in [Figure 17](#page-28-1). The 1292 Display registers form a line memory that facilitates a pipeline mode of operation in which video data is converted to analog form and sampled by the pixels in row M during the same line period that video data for row M+1 is loading into the LOAD registers. At the end of each line period the data in the LOAD registers is transferred in parallel into the DISPLAY line memory. The externally supplied SCLK clock is used for both loading input data into the chip and for advancing the global column counter. There is a maximum latency of 2 line periods before data is displayed.



Figure 17: Data sampling for Column N

<span id="page-28-1"></span>A timing diagram for the data sampling process is shown in [Figure 18](#page-29-2) . The internal Ramp Generator operates at the HSYNC frequency and outputs a linear ramp with a slow rise-time and a fast reset capability that is buffered and applied to all the pixel array columns simultaneously. The RAMP signal starts synchronously with HSYNC (after a delay) with a positive slope from a zero voltage level and rises to a voltage near the VDD5 rail after 1024 SCLK clock cycles as determined by a 10-bit counter. The

start position of the RAMP can be adjusted via register bits RAMPDLY, its peak value can be set using register VDACMX, and the duration of the flyback transition can be selected between two options by the FLYBTIME bit in register RAMPCTL.



Figure 18: Timing diagram for column data sampling

## <span id="page-29-2"></span><span id="page-29-0"></span>**10.3 Format and Timing Control**

Various control signals for the horizontal and vertical sequencers that are needed to implement the specified video formats are generated in the Timing  $&$  Control Logic block. The specific timing parameters are set by registers VINMODE, DISPMODE, LFTPOS, RGTPOS, TOPPOS and BOTPOS using the serial interface.

The display starts up with the array in the off-state (black) by default and requires a command to the DISPOFF register bit via the serial interface to turn the display on. This provides the user with an opportunity to change the default startup conditions before a video image is displayed.

Bi-directional scanning is supported in both orientations via the DISPMODE register. Bit VSCAN sets the vertical scan direction, and bit HSCAN sets the horizontal scan direction.

#### <span id="page-29-1"></span>10.3.1 Vertical Position Control

To support the vertical positioning of the display within the extra 12 pixels provided on each column of the array, an on-chip shift register function is provided in the Row sequencer logic, and controlled by registers TOPPOS and BOTPOS. The starting row for the active video is determined by register TOPPOS and the ending row by register BOTPOS, which are set by default so the active window in SXGA mode is vertically centered in the array. The Vertical positioning logic will blank rows at the beginning and end of each frame of data to allow a vertical image shift of up to 12 pixels in steps of 1 or 2 pixels in SXGA mode.

#### <span id="page-30-0"></span>10.3.2 Horizontal Position Control

To support the horizontal positioning of the display within the extra 12 pixel provided on each row of the array, an on-chip shift register function is provided after the LUT block, and controlled by registers LFTPOS and RGTPOS. The Horizontal Shifter adds black pixel data to the beginning and end of each line of data to allow a horizontal image shift of up to 12 pixels in steps of 1 pixel in SXGA mode.

#### <span id="page-30-1"></span>10.3.3 Interlaced Modes

Bits SCMODE in the DISPMODE register are used to select either progressive (default) or interlaced modes.

Field status in interlaced mode is provided via the ENABLE input pin. The state of this pin is latched on the falling edge of VSYNC. When register bit SET FIELD = "0" then a logic low at the ENABLE pin indicates that Field 1 (odd field) is active, and a logic high indicates that Field 2 (even field) is active. The opposite states are indicated when SET\_FIELD is set to 1.

#### <span id="page-30-2"></span>10.3.4 Stereovision Mode

The SXGA-096 is designed with binocular stereovision applications in mind. As a result of the fast OLED response time and the presence of a storage capacitor at each pixel, it has been verified that the microdisplay can operate at low refresh rates without showing flicker.

This allows the displays to be used with a frame or field sequential (more generally known as time sequential) stereovision mode using a single video input channel, and therefore providing a simple means to leverage the capabilities of PC compatible computers using stereo compatible graphics adapters, such as the NVidia GeForce series. The frame sequential stereovision mode supported should follow the Video Electronics Standards Association (VESA) Connector and Signal Standards for Stereoscopic Display Hardware. This standard is available from VESA at [www.vesa.org.](http://www.vesa.org/)

The ENABLE input pin allows for a direct implementation of the VESA standard without additional external components. The microdisplay can be programmed for either an active high or low Enable, allowing a single signal to be used with two displays. In such a configuration, one display scans and displays while the other one holds and displays.

The ENABLE input acts, when set low, as a mask for HSYNC and VSYNC. It does not blank the display but prevents it from acquiring another frame of data until released. This is a real time input. The active state (high or low logic level) is programmed by the SET\_ENABLE bit in the VINMODE resister.

The 3D-MODE bit of the DISPMODE register will be used to set either Time Sequential mode to activate the stereovision mode of operation (1) or Normal (non-3D) operation (0).

#### *Frame Sequential Mode:*

In Time Sequential Mode each video frame contains information for either the left or right eye. When 3D-MODE="1" the SCMODE bits in the DISPMODE register are set to Progressive Scan Mode (00H) for frame sequential mode. The following description for Frame Sequential operation assumes the source is in compliance with the VESA standard mentioned above, where the data for the left eye is provided while the Enable signal is at the logic high level, and the data for the right eye display is provided while the Enable signal is at the logic low level. The stereovision mode is controlled by both the Enable input pin and by the SET\_ENABLE bit of the VINMODE register. The Enable input signal is sampled into the circuit by a flip-flop clocked on the falling edge of VSYNC and the sampled value is used for the next frame. (The Enable signal is generated by the graphics software and may not be synchronized to the VSYNC signal).

To activate the stereovision mode, the right eye display needs to be configured with Enable active low (SET\_ENABLE= "0"). This will allow the right eye microdisplay to hold the previous frame while the Enable input is high. The left eye display must be configured with Enable active high (SET\_ENABLE="1"). Thus the two Enable inputs can be tied together to the incoming Stereo Sync signal provided by the graphics adapter (or other custom source).

#### *Field Sequential Mode:*

In Field Sequential Mode each video field in an interlaced image contains information for either the left or right eye. Consequently, the resolution is reduced in half for each display.

When 3D-MODE="1" the SCMODE bits in the DISPMODE register are set to either Interlaced or Pseudo Interlaced Mode to activate field sequential mode. The operation of the Enable input pin and the SET\_ENABLE bit will be similar to Frame Sequential Mode except that now the Enable input toggles at the field rate. The polarity of the field corresponding to the active state of the ENABLE input will be set by the SET\_FIELD bit in the VINMODE register. When SET\_FIELD="0" the odd field is applied during the active state for ENABLE, and the even field is assumed during the active state for ENABLE when SET\_FIELD="1".

For standard WVGA operation, the SET\_ENABLE bit needs to be set to 0 (logic low), which is the power-on default value, and the Enable pin input needs to be tied to Ground.

#### <span id="page-31-0"></span>10.3.5 Row Duty Rate Control

The duty rate for a row of data is defined as the fraction of a frame period during which the pixels maintain a programmed value; for the remainder of the frame period the pixels will be driven to black.

A Row Reset function is provided in the SXGA096 to allow the duty rate of rows to be controlled between 0 and 100% (default condition). The register ROWRSET[9,0] is used to set the number of Hsync cycles during which the pixel data is driven to black during a frame period. For ROWRSET=0 the pixel

data is never driven to black and the duty rate for pixel data is equal to 100% (default). For ROWRSET=W the pixels in any row are driven to black for the final 2<sup>\*</sup>W Hsync cycles in an active frame period.



Figure 19 : Timing diagram showing Row Reset functionality.

<span id="page-32-0"></span>The operation of the Row Reset function is depicted in the timing diagram shown in [Figure 19](#page-32-0). All the pixels contained in ROW N are programmed during the Nth horizontal line scan following the initialization line scans which occur at the beginning of a video frame. Normally this pixel data is stored in the pixel and remains unchanged until it is refreshed during the next frame period. When the Row Reset function is activated, the pulse RS\_N is generated at a position determined by the value of register ROWRSET. For example, when the register value is equal to W the rising edge of RS N occurs exactly 2\*W Hsync cycles after the programming cycle for ROW N. The pulse RS\_N sets all the pixels in ROW N to black until the next programming cycle. All rows in the array will operate at the same duty rate. As a result the duty rate for all the rows in the pixel array will be given by

$$
ROW\_DUTY = \frac{2*W*T_{HSYNC}}{T_{FRAME}}
$$

This function can be used to control dimming (see section 9.4.5) to extend the display dimming range. A side benefit of this function, when used for dimming, is that no gamma update is needed when dimming is done exclusively with the Row Reset function.

Another use of this function is to reduce motion artifacts: the net visual effect of limiting the ontime of a given row is a reduction in visual persistence. This allows the eye to "forget" the state of the row prior to its update with potentially new information, and leads to the perception of a smoother motion when an object in the image changes position from frame to frame. The exact value of the Row Reset registers for this function are application dependent and the user must determine what constitutes an acceptable configuration.

#### <span id="page-33-0"></span>**10.4 Sensor Functions**

#### <span id="page-33-1"></span>10.4.1 Temperature Readout

An on-chip temperature sensor provides continuous device temperature information via the serial interface. The sensing circuitry allows for calibration at power-up via dedicated registers, TREFDIV[5,0] and TEMPOFF[7,0]. The temperature reading is digitized on-chip and stored in a dedicated register, TEMPOUT[7,0]. A register bit, TSENPD in register ANGPWRDN, is able to power down the sensor.

The temperature sampling period is controlled by register TUPDATE[7,0] which allows the temperature reading to be updated between every 50msec to 4.25sec when operating at a 60Hz frame rate.

#### <span id="page-33-2"></span>10.4.2 Luminance Regulation Sensor

Register VGMAX[7,0] controls the pixel drive voltage used for regulating the maximum luminance value. By default this level is set to about 4.95V when the VDD5 supply is equal to 5V to avoid saturating the video buffers. It can be adjusted over a range of 4 to 5V.

Register VDACMX[7,0] is used to set the maximum value of the internal Ramp DAC generator. This value should match the internal VGMAX setting for best luminance accuracy and control. The optimum setting has been determined by measurements to be 7A for normal operating conditions. Refer to section 12.12 for more detail.

#### <span id="page-33-3"></span>10.4.3 Pixel Bias Sensor

Register BIASN[2,0] sets a bias current for the OLED array in order to achieve improved control of black level and color saturation at the expense of a small increase in power consumption. In the default setting (BIASN=1) the bias contributes to a 10mW increase of power consumption for the array. It is recommended to use the BIASN=3 setting for best performance.

#### <span id="page-33-4"></span>10.4.4 Luminance Control (Dimming)

A variable luminance level is achieved by controlling the maximum pixel current while maintaining the largest possible dynamic range. Dimming control for the display is effected by adjusting the 7-bit register DIMCTL via the serial interface to provide 128 linear steps in brightness ranging from near zero to the maximum level set by register IDRF. This functionality is only available for VCOMMODE=0 or 1.

The bits IDRF\_COARSE in register IDRF provide a coarse adjustment of the maximum luminance level, while the IDRF\_FINE bits enable the coarse level to be fine-tuned. [Figure 20](#page-34-1) shows the typical luminance output at gray level = 255 in a color display for various settings of the IDRF and DIMCTL registers.

The IDRF functional block design results in duplicate luminance settings (see the detailed IDRF register description in section 11.18)



Figure 20: luminance profile for various IDRF settings

<span id="page-34-1"></span><span id="page-34-0"></span>10.4.5 Luminance Setting

The SXGA-096 microdisplay luminance can be set to an absolute value using information included in the on-board eeprom at addresses 0x8E to 0x90.

The luminance is a linear function of IDRF for values of IDRF greater than 32 (decimal code).) that can be expressed as:

 $L = slope \times **IDRF**$  (decimal) - intercept

The information in registers 8Eh (142d) to 90h (144d) provides the slope and intercept values that govern the Luminance vs. IDRF linear equation.

Register 0x8E provides the integer part of the slope

Register 0x8F provides the fractional part of the slope

Registers 0x90 and 0x91 provide the origin value (Theoretical luminance value for IDRF = 0. It is theoretical because the linear equation is only valid for IDRF >20h (32 decimal)). Values for Origin range from 0 to 65535.

Register 0x90 is the low-byte register Register 0x91 is the high-byte register

The slope and intercept values are calibrated for each display. With these values, the calculated luminance is in  $cd/m^2$  units (nits).

The accuracy of the calculated value is smaller than or equal to 3% for a luminance up to 200 cd/m<sup>2</sup>, and better than 5% beyond 200 cd/m<sup>2</sup>.

This allows precise matching between displays when used in a binocular application, as well as exceptional consistency of performance from display to display.

#### <span id="page-35-0"></span>10.4.6 Gamma Correction Sensor

The gamma sensor is provided as an aid to generating a linear optical response from the SXGA-096 display system. As described previously, an external 256-entry look-up-table is required to transform input video data into a gamma-corrected data signal for driving the microdisplay input port. The SXGA-096 display generates an internal real-time representation of the gamma correction curve for the current operating conditions. This representation is in the form of an analog voltage waveform which can be sampled one point at a time at the VGN pin for eight specific values on the curve. A specific value *VGN<sub>i</sub>*, corresponding to one of 8 internally fixed grayscale levels *GLi*, is selected by setting bit IDSTEP in register GAMMASET via the serial port. The VGN signal is internally fixed for a full-scale output range of VDD5/2. Eight sequential measurements are required to complete the gamma table. The gamma table can then be used to reconstruct an approximation of the ideal gamma correction curve using piece-wise linear interpolation, or by employing a curve fitting algorithm to achieve more accuracy if desired. This function is only available for VCOMMODE=00h.

An external A/D converter is required to convert each VGN measurement into digitized form and to store the values in a microcontroller for further processing. A full frame period following a change in the IDTEP bit should be provided to allow the VGN signal to settle before sampling it to 10-bit precision by the external A/D converter. It is recommended to sample the VGN signal during the frame blanking interval for best results.

The VGN readings are normalized and converted to a 10-bit full-scale word *DVGNi[9,0]* using the following expression:

$$
DVGN_i[9,0] = \frac{VGN_i}{VGN_{MAX}} * 1023
$$

where *VGN<sub>MAX</sub>* is VDD5/2. Each of these data values must be further multiplied by a correction factor  $CF_i$  to obtain the Gamma table coefficients as follows:

$$
GCi[9,0] = DVGNi * CFi
$$

where empirically determined values for factor  $CF_i$  are given in Tables 10-3 and 10-4.
The correction factors need to be adjusted depending on the luminance level in order to produce the best response.





Table 10-4: Correction Factor values for  $L \sim 10 \text{ cd/m}^2$ 



Using the derived values for  $GC_i$  and their corresponding grayscale coordinates  $GL_i$ , the 8-entry Gamma Correction table consisting of data points  $Q_i = (GL_i, GC_i)$  can be constructed. The outcome of a typical gamma sensor measurement and calculation procedure is shown in Table 10-5, for a white luminance  $\sim$ 900 cd/m<sup>2</sup>.

Table 10-5: Sample Gamma Correction Table

				4				
<b>IDSTEP[0]</b>	0h	1h	2h	3h	4h	5h	6h	7h
$VGN_i(volt)$	.263	1.288	.309	1.344	1.415	1.510	1.631	.798
$GC_i(dec)$	702	416	727	747	786	839	906	999
$GL_i(dec)$				16	32	64	128	255

The full 256-word LUT is derived from the Gamma Coefficient Table using linear interpolation to generate intermediate data points as illustrated in 7. The input to the LUT for each color of the video source is represented by the 8-bit signal VIN[7,0], and the output of the LUT (which is also the input to the microdisplay) is represented by the 10-bit signal DIN[9,0]. For example, the Y coordinate for the intermediate point  $Q(x, y)$  on the line segment formed between the gamma table points Q6 and Q7 is obtained by:

$$
Y = Y_6 + (Y_7 - Y_6) * \frac{(X - X_6)}{(X_7 - X_6)}
$$

The intermediate points for other line segments are found in similar fashion. A software routine in the system microcontroller is used to perform the necessary calculations before loading it into the data-path LUTs in the microdisplay. A buffer LUT is used in the microdisplay to temporarily store the data as it is transferred from the microcontroller via the serial port. When the buffer

LUT is full, the data can be rapidly transferred to the data-path LUTs during a frame blanking time to avoid disturbing the displayed image.



Figure 21 : Generating intermediate points by linear interpolation

A smooth transition of the gamma curve at the lowest gray levels is essential for best performance of the display at the black end of the gray scale. Refer to [Figure 22](#page-37-0) for an illustration of the recommended approach for calculating the gamma curve at low gray levels. The LUT data points for gray levels 1 to 4 can all be generated by linear extrapolation from the gamma points Q1 and Q2. The LUT data point for gray level 0 (also defined as Q0) is a fixed value that is user-defined, and normally should be set to a very low value, e.g. 1, to ensure the best black level. The value for Q0 is shown on the graphical interface screen supplied with the SXGA-096 design reference kit for user convenience. It is not affected by the gamma sensor signal and can only be changed manually by user input.



<span id="page-37-0"></span>Figure 22 : Gamma curve at low gray levels

Figure 22 and Figure 23 show a typical gray scale response for a Gamma = 1 at different luminance values (900 cd/m<sup>2</sup> and 5 cd/m<sup>2</sup>)



Figure 23: Typical Luminance Gamma Response



Figure 24: Low Luminance Gamma Response

An arbitrary optical response function for the microdisplay can be obtained by performing an additional operation on the gamma coefficients before generating the gamma correction curve as described previously. For example, the relationship between the output luminance of the display (y) and the gray level input to the LUT (x) can be defined in terms of the system gamma ( $\gamma$ ) by the following expression:

 $y = x^{\gamma}$ 

The corresponding gamma coefficients are then given by the following expression:

$$
GC_i^{\gamma} = \left(\frac{VGN_i}{VGN_{MAX}} * CF_i\right)^{\gamma} * 1023
$$

For the case of a linear optical response  $(\gamma=1)$  this expression reduces to the simpler form given previously. Examples of gamma curves generated from the same VGN values for different settings of the System Gamma parameter are shown in [Figure 25](#page-39-0) and the corresponding system response curves for the display are given in [Figure 26.](#page-40-0)

The System Gamma function is implemented in DRK Firmware and is accessible to the user in the DRK GUI Software .



<span id="page-39-0"></span>Figure 25 : Gamma curves for arbitrary System Gamma



<span id="page-40-0"></span>Figure 26 : Display system response for arbitrary system gamma

# **10.5 DC-DC Converter**

An on-chip dc to dc converter controller allows for the generation of the OLED cathode supply, relying on a few external passive components assembled on the display carrier board. The converter is an adjustable inverter that converts VDD5 to a negative supply used to bias the OLED via the VCOM input pin. Adjustment is managed by the control logic and registers VCOM[7,0], VCOMCTL[7,0] and VCOMMODE[3,0].

The converter adjustment comes from two sources:

- A nominal value set in a dedicated register that provides for the room temperature voltage level.
- The output of an internal VCOM sensor circuit. This feature can be enabled/disabled via register setting to allow full external control (via register VCOM).

A block level schematic of the Cuk converter that is employed in the SXGA-096 application is shown in [Figure 27.](#page-41-0)



Figure 27 : Schematic of DC-DC controller function

<span id="page-41-0"></span>Three modes of operation, selected via register VCOMMODE, are provided for the controller function. Mode 1, selected by default (VCOMMODE=0), activates the Automatic Loop which provides VCOM regulation based on an internal current feedback sensor. In this mode the cathode supply is automatically regulated in order to maintain a constant maximum OLED array current over changes in temperature and luminance. The cathode voltage will tend to rise in absolute value as the luminance level is increased or the operating temperature is reduced.

Mode 2, selected by setting VCOMMODE=1h, is a hybrid control mode that prevents the absolute value of the cathode supply from becoming too small at higher temperatures, but allows it to increase at low temperatures where it is needed to ensure a stable regulated OLED current. Both the AUTO and MANUAL control loops are running simultaneously in this mode with one taking charge above a user defined threshold (set by register VCOM) and the other below that threshold. For relatively low temperatures and high luminance levels the AUTO mode will be in control and the cathode supply will follow the trajectory shown in [Figure 28](#page-42-0). If operating conditions try to force the absolute value of the cathode supply to drop below the threshold, then the control switches to MANUAL mode and the regulated supply remains fixed at the VCOM level.



Figure 28 : VCOM supply characteristic in Mode 2

<span id="page-42-0"></span>Mode 3, selected by setting VCOMMODE=2h, activates the Manual Loop which provides a fixed cathode supply based on a cathode voltage feedback signal. The actual value of the cathode voltage is controlled over a range of 0 to -6V by setting register VCOM. Its default value is about -2.3V. In this mode the dimming and luminance regulation functions via IDRF and DIMCTL are not operational. Luminance is controlled directly via the VCOM register setting in this mode instead.

# **10.6 Serial Interface**

The serial interface consists of a serial controller and registers. The serial controller follows the I2C protocol. An internal address decoder transfers the content of the data into appropriate registers. The protocol will follow the address byte followed by register address data byte and register data byte sequence (3 bytes for each register access):

Serial address with write command Register address Register data

The registers are designed to be read/write. Read mode is accomplished via a 4 byte sequence:

Serial address with write command Register address

Serial address with read command

Register data

#### RANDOM REGISTER WRITE PROCEDURE



RANDOM REGISTER READ PROCEDURE



The serial controller is capable of slave mode only.

The x in the 7-bit address code is set by the SERADD input pin and is provided to allow a dual display and single controller configuration.

Slave Address:  $010011X$  where  $X = 0$  or 1 depending on the status of the SERADD pin. This is summarized in Table 10-5.

Write Mode: Address is  $4C$  (or  $4E$  if SERADD = 1)

Read Mode: Address is 4D (or 4F is SERADD =1)

# Sequential Read/Write Operation

The serial controller allows for both sequential and read operational modes. For either mode, the host needs only set the initial register address followed by as many data bytes as needed, taking care not to issue a STOP condition until all desired data bytes have been transmitted (or received).

It is possible to run the I<sup>2</sup>C interface without source clock or any sync signals.

Interface maximum frequency: 400 KHz.

	BIT <sub>7</sub>	BIT <sub>6</sub>	BIT <sub>5</sub>	BIT <sub>4</sub>	BIT <sub>3</sub>	BIT <sub>2</sub>	BIT 1	BIT 0	Address (Hex)
							SA	R/W	
Write	0		0				0	0	4C
Read	0		0				0		4D
Write	0		0					0	4E
Read	0								4F

Table 10-6 : I2C Address Summary

# **10.7 Power-On Sequence**

To ensure proper startup and stabilization of the display the following power-on sequence is recommended:

- 1. Turn on VDD1.8, VDD5 and VPG supplies (these can be simultaneous)
- 2. A ramp-up time of 0.2 to 20ms for VDD5 and VDD1.8 is recommended for best performance
- 3. The ramp-up time for VPG is not critical and it can be turned on anytime
- 4. Configure the display registers to the desired startup state
- 5. Turn on the display by setting the DISPOFF bit in register DISPMODE to "0"

[Figure 29](#page-45-0) shows the timing diagram for the power supplies and control signals during startup when the display is first turned on. The external supply voltages (VDD5, VDD1.8, and VPG) can all be applied at the same time as in the diagram. An internal power-on-reset signal is triggered when both the VDD5 and VDD1.8 voltages exceed a built-in threshold level. After a delay of about 70ms the internal dc-dc controller is activated which generates a negative supply for the common cathode of the array. The video display is enabled 20ms later and video is displayed on the array after the DISPOFF bit has been set to "0" via the serial port. Prior to this moment the pixels in the array are actively driven to the black state. The pin RESETB must also be logic high before any registers can be written.



Figure 29 : Power-Up sequence for supplies and control.

<span id="page-45-0"></span>During the power down operation, the supply rails should be switched off in the reverse order to the power up sequence. When the POR function detects a drop in the VDD1.8 supply below a minimum operating threshold it will immediately switch off the Row and Column sequencing circuits. At the same time the VCOMMON supply will be turned off followed by the 5V array supply. The power-down sequence is illustrated in [Figure 30](#page-46-0).





# <span id="page-46-0"></span>10.7.1 Display Off Function

On power-up the microdisplay sets all internal registers to their default values and holds the array in the black state until the DISPOFF bit (bit 7) in register DISPMODE is set to 0. The DISPOFF bit, when set to 1, will force all pixels to the off (black) state.

# **10.8 Power Savings Modes**

.

The circuit shall provide power down modes to minimize power consumption. This can occur in two ways:

- Sleep mode manually controlled via the PDWN bit in register SYSPWRDN, the entire display chip is powered down except for the serial interface. The register settings are saved and restored on power up from this mode.
- Individual block control many functional blocks have the option to be turned off individually via control of registers ANGPWRDN and SYSPWRDN.

# **10.9 Built-In Test Patterns**

The IC includes functionality to simplify the external hardware requirements for test of OLED microdisplays and applications. The display is self-powered for this mode with no external video, sync, or clock signals required. The display starts in this mode with a simple, flat white field at maximum luminance by default and without the need for register setting.

The BI mode is activated at start-up when a dedicated pin TMODE is set to logic level 1 or PATTEN bit in register TPMODE is set high. The internal dc-dc converter oscillator is used to generate the basic timing sequence (VSYNC, HSYNC, and SCLK). The vertical frequency will be set to 60Hz.

By default an all-pixels-on pattern will be displayed. The following extra test patterns are included and are accessed via the serial interface:

• 16 level gray scale, checkerboard, alternating rows and columns, cross-hatch line pattern

[Figure 31](#page-47-0) illustrates the application setup for the chip in BI mode using the built-in test functionality.



<span id="page-47-0"></span>Figure 31 : Block diagram of setup for BI mode

# **11. REGISTER MAP SUMMARY**



# **eMagin Corporation SXGA-096 MWXL D11-501536-00 Rev D Datasheet**



# **eMagin Corporation SXGA-096 MWXL D11-501536-00 Rev D Datasheet**



# **12. DETAILED REGISTER DESCRIPTIONS**

# **12.1 STAT (00h)**





Bits REV in this register indicate the revision number of the silicon backplane design, with 0 corresponding to the first silicon known as Rev. 1.

#### **12.2 VINMODE (01h)**





WRDISABLE:

 $1 =$  write protected (all other registers become read only)

 $0 =$  write enable (all registers can be updated externally via I<sup>2</sup>C) (default)

#### DVGA:

 $0 =$  SXGA video mode ( default)

1 = Double VGA video mode

When the video source is the VGA resolution, the SXGA-096 makes the pixel data double internally and display it in 1280 x 960 pixel area with this register enable.

#### SET\_ENABLE:

 $0 =$  the active state of the ENABLE input is set "low" (default)

 $1 =$  the active state of the ENABLE input is set "high"

The ENABLE input pin is used to implement 3D video modes using a single RGB source, with two consecutive frames carrying information for each eye. The microdisplay can be programmed for either an active high or low ENABLE input using the SET\_ENABLE bit, allowing a single video signal to be used with two displays. In such a configuration, one display scans and displays, while the other one holds and displays. The active state of the ENABLE input corresponds to the video data being scanned and displayed by the microdisplay.

To implement the Frame Sequential 3D Mode according to the VESA Standard for Stereoscopic Display Hardware, the display for the left eye is programmed with SET\_ENABLE=1 and the right eye display is programmed with SET\_ENABLE=0. Consequently, the data for the left eye is supplied and displayed when ENABLE=1 while the display for the right eye displays the previous frame of data.

The ENABLE input pin is also used to indicate field polarity in non-3D interlaced modes. In this mode the SET\_FIELD bit determines the field polarity when ENABLE is active.

SET\_FIELD:

 $0 =$ Odd Field when ENABLE=Active (default)

 $1 =$  Even Field when ENABLE=Active

The SET\_FIELD register determines the field polarity of the video signal when the ENABLE pin is active.

AUTOSYNC:

 $0 =$  Auto Sync detection mode OFF

 $1 =$  Auto Sync detection mode ON (default)

VSYNCPOL and HSYNCPOL are overridden by detected sync polarity when AUTOSUNC = 1.

#### VSYNCPOL:

 $0 =$  Negative Sync  $1 =$  Positive Sync (default)

#### HSYNCPOL:

 $0 =$  Negative Sync  $1 =$  Positive Sync (default)

The SYNCPOL registers are used to determine whether the positive or negative edge of the external synchronization clocks (HSYNC and VSYNC) is used as the active transition by the internal display sequencers and control logic.

# **12.3 DISPMODE (02h)**





#### DISPOFF:

 $0 =$  Display is turned ON

 $1 =$  Display is turned OFF (default)

The display starts in the OFF state by default and requires a command via the serial port to be turned on.

MONO:

 $0 =$  Color display mode (default)  $1 =$ Mono display mode

The MONO is used to set monochrome display mode. When  $MONO = 1$ , the SXGA-096 only accept the input data from LVDS channel 1 and 2. Other channels (channel 0, 3) are goes to power down mode.

GAMMA\_EN:

 $0 = Bypass$  Internal Gamma LUT  $1 = Use internal Gamma LUT (default)$ 

#### 3D-MODE:

 $0 =$  Normal display mode (default)

 $1 =$ Time Sequential 3D mode

These bits are used to set the 3D mode of operation in conjunction with SET\_ENABLE (bit #3 of the VINMODE register) and the Enable input. In Frame Sequential Mode each video frame contains information for either the left or right eye. When 3D-MODE="1" the SCMODE bit in the DISPMODE register is overridden to Progressive Scan Mode (0h). The following description for Frame Sequential operation assumes the source is in compliance with the VESA standard, where the data for the left eye is provided while the Enable signal is at the logic high level, and the data for the right eye display is provided while the Enable signal is at the logic low level. The Enable input signal is sampled into the circuit by a flip-flop clocked on the falling edge of VSYNC and the sampled value is used for the next

frame. (The Enable signal is generated by the graphics software and may not be synchronized to the VSYNC signal).

To activate the stereovision mode, the right eye display needs to be configured with Enable active low (SET\_ENABLE= " $0$ ", bit #3 of the VINMODE register). This will allow the right eye microdisplay to hold the previous frame while the Enable input is high. The left eye display needs to be configured with Enable active high (SET\_ENABLE="1", bit #3 of the VINMODE register). Thus the two Enable inputs can be tied together to the incoming Stereo Sync signal provided by the graphics adapter (or other custom source).

#### SCMODE:

- $00 =$  Progressive scan mode (default)
- $01 =$ Interlaced scan mode
- $1X = Pseudo-interlaced mode$

Interlaced modes are limited to a maximum of 518 and a minimum of 263 active rows per field.

#### VSCAN:

- $0 = Top$  to Bottom vertical scan direction (default)
- $1 =$  Bottom to Top vertical scan direction

#### HSCAN:

- $0 =$  Left to Right horizontal scan direction (default)
- $1 =$  Right to Left horizontal scan direction

# **12.4 LFTPOS (03h)**





This register, along with register RGTPOS, is used to set the horizontal position of the active display window within the 1292 available columns of pixels. In SXGA mode the active window can be moved by +/-6 pixels from the center (default) position. When LFTPOS is increased, register RGTPOS must be decreased by the same value so that the sum of the two remains equal.

# **12.5 RGTPOS (04h)**





This register, along with register LFTPOS, is used to set the horizontal position of the active display window within the 1292 available columns of pixels. In SXGA mode the active window can be moved by +/-6 pixels from the center (default) position. When RGTPOS is increased, register LFTPOS must be decreased by the same value so that the sum of the two remains equal.

# **12.6 TOPPOS (05h)**





This register, along with register BOTPOS, is used to set the vertical position of the active display window within the 1036 available rows of pixels. In SXGA mode the active window can be moved by  $+/-$ 6 pixels from the center (default) position. When TOPPOS is increased, register BOTPOS must be decreased by the same value so that the sum of the two remains equal.

## **12.7 BOTPOS (06h)**





This register, along with register TOPPOS, is used to set the vertical position of the active display window within the 1036 available rows of pixels. In SXGA mode the active window can be moved by  $+/-$ 6 pixels from the center (default) position. When BOTPOS is increased, register TOPPOS must be decreased by the same value so that the sum of the two remains equal.

#### **12.8 ROWRESET (07h, 08h)**





#### ROWRESETH:BIT4

- $0 =$  Active duty rate can be set  $0 \sim 50\%$ , 100% when 3D mode
- 1 = Active duty rate can be set  $50 \sim 100\%$  when 3D mode

This register is used to set the number of line cycles (in steps of 2) during which each row is active in any frame period. Each row is driven to black during the non-active line cycles.



# **12.9 RAMPCTL (09h)**





#### RAMPMON:

- $0 =$  Disable internal RAMP Buffer monitoring (default)
- 1 = Enable internal RAMP Buffer monitoring

The RAMPMON register is used to enable monitoring of the internal RAMP buffer output signal.

RAMPHIGH:

 $0 =$  Normal operation (default)

 $1 = DAC$  set to all high output

The RAMPHIGH register is used to set internal RAMPDAC to all high output mode for test purposes.

FLYBTIME:

 $0 = 500$  ns (default)  $1 = 900$  ns

The FLYBTIME register is used to set the fly-back (return to 0) time for the internal RAMP.

RAMPDLY:

 $00 = -\frac{1}{2}$  DLCK  $01$  = no delay (default)  $10 = +\frac{1}{2} DCLK$ 

The RAMPDLY2 register is used to adjust the starting position of the internal RAMP.

# **12.10 RAMPCM (0Ah)**





RAMPBCM:

 $0000 = -100\%$  (power down)  $0001 = -75\%$  $0010 = -50\%$  $0011 = -25\%$  $0100 =$  nominal (default)  $0101 = +25\%$  $0110 = +50\%$  $0111 = +75%$ …

The RAMPBCM register is used to set the operating bias current for the internal RAMP buffer. The settings reduce or increase the current by 25 % of the nominal (default) value.

#### RAMPACM:

 $0000 = -100\%$  (power down)  $0001 = -75\%$  $0010 = -50\%$  $0011 = -25\%$  $0100 =$  nominal (default)  $0101 = +25\%$  $0110 = +50\%$  $0111 = +75\%$ ….

The RAMPACM register is used to set the operating bias current for the internal RAMP amplifier. The settings reduce or increase the current by 25% percentage of the nominal (default) value.

# **12.11 VDACMX (0Bh)**





Register VDACMX is used to adjust the maximum value of the internal RAMP DAC signal by -40% to +40% of the nominal value.

NOTE: The normal operating value for VDACMX should be set to 80h.

The typical dependence of display luminance on VDACMX(dec) is shown in Figure 22. The luminance is seen to saturate for VDACMX greater than about 7Ah in this sample. For normal operation VDACMX should be set to about 90 to 95% of the saturation value as shown in the figure.



Figure 32: Luminance dependency on VDACMX

# **12.12 BIASN (0Ch)**





#### EXT\_VREF:

 $1$  = enable the external VREF source

 $0 =$  use the internal VREF source (default)

Note: This option not available on the current package – use the default setting only.

# BIASN:

 $000 =$  pixel bias current is turned off

 $111$  = pixel bias current set to maximum

The BIASN register is used to set the sink current applied in each pixel cell. It is recommended to use the BIASN=03 setting in normal operation.

# **12.13 GAMMASET (0Dh)**





PMPHOLD\_EN:

 $0 =$  Normal operation, pump hold disabled (default)

 $1 =$  Enable pump hold during VGN sampling time

The PMPHOLD\_EN register is used to disable the VCOM converter switch during the VGN sampling time to reduce noise pickup.

VGNSH\_EN:

 $0 = Bypass$  the VGN sample & hold function (default)

 $1 =$  Enable the VGN sample  $&$  hold function

The VGNSH EN register is used to activate the internal sample  $&$  hold function provided at the VGN output pin.

IDSTEP:

 $0h \approx$  IDRF/128  $1h \approx$  IDRF/64  $2h \approx IDRF/32$  $3h \approx$  IDRF/16  $4h \approx IDRF/8$  $5h \approx IDRF/4$  $6h \approx IDRF/2$  $7h = IDRF$ 

The IDSTEP register is used to set the current level for the gamma sensor. The corresponding output voltage is provided at pin VGN.

A minimum of 10msec following an IDSTEP register update should be allowed for the VGN signal to settle before sampling. In addition, sampling of the VGN signal should be carried out during the Frame Blanking time.

# **12.14 VCOMMODE (0Eh)**





ISEN\_EN:

 $00 =$  Turn off VCOM current sensor  $01/11 =$  Turn on VCOM current sense function

When the ISEN EN is turned on, the internal VCOM current sense function is enabled. If it detects overcurrent in VCOM, the internal VCOM dc-dc converter stops the pumping signal(DRV) to protect external components.

# VCOMAUTO:

This register sets the operating mode of the internal VCOM dc-dc converter.

 $00 = \text{AUTO1} \text{ mode}$  (default)

 $01 = \text{AUTO2}$  mode  $10 = MANUAL$  mode

In the AUTO1 mode, the VCOM converter uses an internal current reference to maintain a fixed OLED current level, which is defined by registers DIMCTL and IDRF.

In the AUTO2 mode, the VCOM converter regulates the OLED current level when the VCOM supply is below a set threshold (defined by the VCOM register), and clamps the output to the threshold level when conditions call for a VCOM output above the threshold level.

In the Manual mode, the VCOM converter uses a voltage reference signal to maintain a fixed cathode supply voltage. The value of the cathode voltage is set by register VCOM.

# **12.15 VCOMCTL (0Fh)**





SS\_BYPASS:

 $0 =$  Normal operation, soft-start function enabled (default)

1 = Disable the VCOM soft-start function

VCKDUTY:

 $0h = 1:7$  $1h = 1:3$  $2h = 3:5$  $3h = 1:1$  (default)  $4h = 5:3$  $5h = 3:1$  $6h = 7:1$  $7h =$ don't use

Register VCKDUTY sets the VCOM clock duty ratio (high-low).

VCKSEL:

 $0h = 125$  kHz  $1h = 250$  kHz  $2h = 500$  kHz

 $3h = 900$  kHz (default)

Register VCKSEL sets the operating frequency of the VCOM clock.

VCOMSS:

 $0h = 2$  ms  $1h = 4$  ms (default)  $2h = 8$  ms  $3h = 16$  ms

Register VCMOSS sets the soft-start duration during startup of the VCOM converter.

# **12.16 VGMAX (10h)**





 $00h = 5 (VDD5 = 5V)$  $0Dh = 4.95$  (default)  $FFh = 4$ 

VGMAX level =  $VDD5*(1 - 0.2*VGMAX(dec) / 255)$ 

This register sets the pixel voltage at which the maximum OLED current is regulated. It should be slightly below the VDD5 supply to prevent saturation of the video buffer amplifiers.

# **12.17 VCOM (11h)**





Cathode supply as a function of VCOM setting:



\*default value

Register VCOM[7,0] sets the fixed output level for the internal VCOM inverter when VCOMMODE =01 or 10. There is no compensation for the variation in OLED behavior with temperature in this mode of operation. As a result, a setting at room temperature will not necessarily result in optimal contrast and the same luminance at other temperatures. The default setting (51h) will result in a cathode supply  $\approx$  -2.3V. The typical dependency of luminance on the VCOM setting in manual mode is given in [Figure 33](#page-64-0) for a color display.



Figure 33 : Typical luminance dependency on manual VCOM setting

# <span id="page-64-0"></span>**12.18 IDRF (12h)**





IDRF\_COARSE:

 IC#  $0h = 0$  (default)  $1h = 0.5$  $2h = 1.5$  $3h = 2.5$ 

 $4h = 3.5$ 

IDRF\_FINE:

 IF#  $00h = 0$  (default)  $01h = 1/32$ …  $10h = 16/32$ …  $1Fh = 31/32$ 

Register IDRF is used to set the maximum OLED current, which determines the luminance level for the display. The luminance will be directly proportional to the IDRF factor (sum of IC# and IF#) and the reference luminance LDEF given by the following expression:

LMAX = LDEF\*(IC# + IF#) in cd/m<sup>2</sup>

where the luminance for a color display is  $LDEF \approx 240 \text{cd/m}^2$  at the recommended settings (see table below).



# **12.19 DIMCTL (13h)**





 $00h = 0$  $01h = 1\%$  of LMAX …  $64h = 100\%$  of LMAX … 7Fh = 127% of LMAX This register provides linear control of the display luminance level ranging from 0 to 127% in steps of 1%. The recommended value of 64h is equal to 100% of the luminance defined by register IDRF.

This register is only operational in Auto VCOM mode (VCOMMODE=00).

## **12.20 TREFDIV (14h)**





The register TREFDIV is used to adjust the slope of the temperature readout sensor, TEMPOUT, to correspond to the desired operating range of the display. The default setting is intended to support a full scale temperature range of  $-40$  to 80 $\degree$ C, although the setting is best determined by a calibration measurement of the display in its final assembly.

See the description for register TEMPOUT.

# **12.21 TEMPOFF (15h)**





The register TEMPOFF is used to adjust the offset of the temperature readout sensor, TEMPOUT, to correspond to the desired operating range of the display. The default setting is intended to support a full scale temperature range of  $-40$  to 80 $^{\circ}$ C, although the setting is best determined by a calibration measurement of the display in its final assembly.

See the description for register TEMPOUT.

# **12.22 TUPDATE (16h)**





This register sets the update rate of the Temperature Sensor reading, TEMPOUT. The time between sensor updates is given by:

Update Time =  $(TUPDATE(decimal) + 1)*T_{FRAME}$ 

where the frame period  $T_{\text{FRAME}}$  is equal to 16.6 ms for 60Hz video. The valid range for TUPDATE is 02h to FFh.

# **12.23 TEMPOUT (17h)**





Register TEMPOUT provides an 8bit digital output that is linearly proportional to the chip temperature. The VGA display temperature sensor is designed around a P-N junction. The output of the junction is sampled by an internal current to voltage converter, digitized and stored into a dedicated 8-bit register TEMPOUT. The sampling rate is controlled by configuration register TUPDATE (16H). By default the temperature sensor is updated once every 255 frames. Two registers are used to set the sensor gain (TREFDIV) and sensor offset (TEMPOFF). The temperature sensor can be powered down when not used by setting TSENPD =1 in the PWRDN register.

The temperature sensor is intended to provide a full-scale reading over a temperature range defined by the user. Assuming that the desired operating temperature range is defined by  $T_{MIN}$  and  $T_{MAX}$ , the expected sensor response would be as follows:

$$
TEMPOUT(dec) = A * temp + B
$$

where temp is the chip temperature in degrees Celsius, and A and B are given by:

$$
A = \frac{255}{T_{MAX} - T_{MIN}}
$$

$$
B = \frac{-255 \times T_{MIN}}{T_{MAX} - T_{MIN}}
$$

The actual sensor response is determined by registers TREFDIV and TEMPOFF through the following relationship:

The constants  $k_1$  and  $k_2$  are dependent on properties of the silicon and package assembly. For example, the average register settings needed to achieve a working temperature range of -60ºC to +80ºC are given by the following values for package A04-500463-01:

 $TEMPOFF$   $(d) = 93$  $TREFDIV(d) = 25$ 

*TEMPOUT*(*d*) =  $k_1$   $*$  *TREFDIV*(*d*)  $*$  *temp*+  $k_2$  +*TEMPOFF*(*d*) stants k, and k, are dependent on properties of the silicon and package register settings needed to schieve a working temperature range of *REFDI* Using these values will result in a variation in temperature reading from part to part due to manufacturing tolerances. To get a reasonably good sensor performance it is usually enough to just find the optimum value for TEMPOFF which requires only one measurement at room temperature. Increased accuracy can be obtained for a specific part by performing the calibration measurements described below.

To find the optimum value for TREFDIV do the following:

- Place the display in a temperature controlled environment, e.g. an oven
- Set TREFDIV=25d=19h and TEMPOFF=0
- Set DISPMODE=20h (turn off the display)
- Read TEMPOFF at several ambient temperatures, e.g. 0°C, 20°C, 40°C, 60°C
- Take the slope to find the sensor response,  $A_{MEAS} = dTEMPOUT(d)/dtemp$
- The optimum value for TREFDIV is then given by

$$
TREFDIV_{OPT} = 25 * \frac{1.82}{A_{MEAS}}
$$

To find the optimum value for TEMPOFF do the following:

- Set TREFDIV=25d=19h (or the optimum value) and TEMPOFF=0
- Set DISPMODE=20h (turn off the display)
- Allow several minutes to stabilize and then read TEMPOUT<sub>AMB</sub> and the ambient temperature TAMB
- The optimum value for TEMPOFF is then given by

$$
TEMPOFF_{OPT} = 1.82 * T_{AMB} + 109 - TEMPOUT_{AMB}
$$

With these settings, the microdisplay temperature can be found from the sensor reading through the following relationship:

$$
T(^{\circ}C) = \frac{140}{255} * TEMPOUT(d) - 60
$$

Temperatures below -60ºC will return a TEMPOUT reading of 0 and temperatures above +80ºC will return a hexadecimal value of FF.

# **12.24 ANGPWRDN (18h)**





#### ISENPD:

- 1 = VCOM current limit sensor is powered down
- $0 =$  normal operation (default)

### IDMAXPD:

1 = IDMAX function is powered down

 $0 =$  normal operation (default)

#### VCOMPD:

- $1 = VCOM$  generator is powered down
- $0 =$  normal operation (default)

## VREFPD:

- $1 =$  the VREF reference source is powered down
- $0 =$  normal operation (default)

#### GMSENPD:

- $1 =$  the Gamma sensor is powered down
- $0 =$  normal operation (default)

## VCSNEPD:

- $1 =$  the VCOM sensor is powered down
- $0 =$  normal operation (default)

#### TSENPD:

- $1 =$  the Temperature Sensor is powered down
- $0 =$  the Temperature Sensor is operating normally (default)

#### TREFPD:

- $1 =$  the Temperature reference is powered down
- $0 =$  normal operation (default)

# **12.25 SYSPWRDN (19h)**





#### PDWN:

 $1 =$  all systems are powered down

 $0 =$  normal operation (default)

By setting the PDWN bit with LDOPD bit to a "1" the chip enters a deep sleep mode in which all functions including the I<sup>2</sup>C interface are powered down in order to minimize power consumption. The data, sync and clock inputs should be inactive and held low to achieve the lowest power consumption. An on-chip Address Detection circuit monitors the I<sup>2</sup>C input lines and resets the PDWN bit when it detects the correct I<sup>2</sup>C address, restoring the display to operating mode.

All register settings are saved in the power down mode and the display will restart in its previous state when normal operation is resumed.

#### LVDSPD:

 $1 = LVDS$  receiver is powered down

 $0 =$  normal operation (default)

#### LDOPD:

- $1 = 1.8V$  LDO is powered down
- $0 = 1.8V$  LDO is enabled (default)

It is recommended not to use the internal 1.8V LDO, so the LDOPD bit should be set to "1" when powering up the display.

# RBUFPD:

- $1 =$  internal RAMP buffer is powered down
- $0 =$  normal operation (default)

#### RAMPPD:

- $1 =$  internal RAMP DAC amplifier is powered down
- $0 =$  normal operation (default)

### DACPD:

1 = internal RAMP DAC is powered down (use when external RAMP option is enabled)  $0 =$  internal RAMP DAC is operational (default)

The internal RAMP DAC generator may be power down if an external RAMP source is used.

# POR50VPD:

- $1 =$  the 5V power-on-reset circuit is powered down
- $0 =$  normal operation (default)

#### POR18VPD:

 $1 =$  the 1.8V power-on-reset circuit is powered down

 $0 =$  normal operation (default)

# **12.26 TPMODE (1Ah)**





#### TPVCLK:

 $0 =$  Internal ring oscillator is used for test pattern generation (default)

 $1 = Test$  pattern generator use the external clock which is LVDS clock

The BI pin is tied high or PATTEN register set to high to activate the Burn-In test mode which can be used to check display functionality without the presence of external video data or clock signals. In this
mode the display generates data, syncs and the pixel clock internally for several different video patterns. The TPMODE register is used to select one of the built-in test patterns in Burn-In mode via the serial interface.

- $000 =$  all white pattern (default)
- $001 =$ color bars
- $010 =$  gray scale (without gamma correction)
- $011$  = checkerboard pattern
- $100 =$  alternating columns pattern
- $101 =$  alternating rows pattern
- $110 = \text{grid pattern}$
- $101 =$ all black
- $111$  = color screen based on TPCOLOR register value.

Use with registers TPLINWTH, TPCOLSP, TPROWSP and TPCOLOR to modify the patterns according to [Figure 34](#page-73-0).



Figure 34 : Test Patterns

<span id="page-73-0"></span>X: Don't care, LW: Line Width (0~255), CS: Column Space (0~255), RS: Row Space (0~255)

### **12.27 TPLINWTH (1Bh)**





This register is used to set the line width for the line-type test patterns.

 $0 = 1$  pixel wide (default)  $1 = 2$  pixel wide …  $255 = 256$  pixel wide

### **12.28 TPCOLSP (1Ch)**





This register is used to set the column spacing for the column-type test patterns.

 $0 = 1$  pixel space (default)

 $1 = 2$  pixel space

…

 $255 = 256$  pixel space

#### **12.29 TPROWSP (1Dh)**





This register is used to set the row spacing for the row-type test patterns.

 $0 = 1$  pixel space (default)

 $1 = 2$  pixel space

…  $255 = 256$  pixel space

#### **12.30 TPCOLOR (1Eh)**





This register is used to set the background and foreground colors (RGB) for certain test patterns. When PATTSEL is selected to 4,5,or 6, bit2:0 is used as foreground color and bit 6:4 as background color.

All 8 bits data is applied to RGB data for one of 256 grey level when PATTSEL is selected to 7.

## **12.31 DLYSEL (1Fh)**





### SKWDLY :

 $0 =$ Base delay

 $1 =$ Base delay + 1 unit delay

…

 $15 =$ Base delay + 15 unit delay

CLKDLY :

…

 $0 =$ Base delay

 $1 =$ Base delay + 1 unit delay

 $15 =$ Base delay + 15 unit delay



Figure 35 : LVDS Skew compensation timing diagram

### **12.32 LVDSCTL (20h)**





ALNMOD :

 $1 =$ Enable LVDS align mode

- LVDS Tx should send proper align pattern (10000000) on LVDS\_DAT1 with ALIGN signal
- Don't set with  $SKEWMOD = 1$  (auto skew compensation mode)

 $0 =$  Disable LVDS align mode (stay current align setting and any ALIGN and align pattern input are ignored)



Figure 36 : LVDS Align pattern

ALNMOD should set after activate ALIGN signal and reset before deactivate ALIGN signal. It is recommended to use free running HSYNC as ALIGN signal.



SKEWMOD:

 $0 =$  Normal operation mode (stays current skew delay setting and no change)

- $1 =$  Automatic skew delay setting mode
	- LVDS Tx should send proper Skew compensation pattern (00001111) on all data and clock

 $2 =$  Manual common skew delay setting mode (SKEW1 delay setting is used on all data line delay)

 $3$  = Manual separate skew delay setting mode



Figure 38 : Skew compensation pattern

The SKEWMOD register operation is only valid while LVDS TX is sending the skew compensation pattern.

#### **12.33 SKEW0 (21h, 22h)**





00000000 00000000 = Base delay setting

- 00000000 000000001 = Base + 1 unit delay setting
- 00000000 00000011 = Base + 2 unit delay setting
- 00000000 00000111 = Base + 3 unit delay setting
- 00000000 00001111 = Base + 4 unit delay setting

:

- 0111111111111111111 = Base + 14 unit delay setting
- 11111111 11111111 = Base + 15 unit delay setting

I <sup>2</sup>C register SKEW0~SKEW3 read out are always current working delay value

- SKEWMOD = 0 or 1 : current auto skew compensated values are read
- SKEWMOD  $= 2$ : SKEW0 register value is applied to all other skew resister and read on all SKEW0~SKEW3
- SKEWMOD =  $3$  : each SKEWi register values are applied and read



# Figure 39 : Skew compensation block diagram

# **12.34 SKEW1 (23h, 24h)**





### **12.35 SKEW2 (25h, 26h)**





### **12.36 SKEW3 (27h, 28h)**







### **12.37 SKFAST (29h)**





Bit 15 of SKEW0 ~ SKEW3. If any of SKFAST bit is read as "1" after skew compensation then that line comes much faster than selected skew clock. Decrease SKWDLY setting if possible.



Figure 40 : SKFAST and SKSLOW register mapping

#### **12.38 SKSLOW (2Ah)**





Bit 0 of SKEW0 ~ SKEW3. If any of SKSLOW bit is read as "0" after skew compensation then that line comes to much slower than selected skew clock. Increase SKWDLY setting if possible.

#### **12.39 SYNCMOD (2Bh)**





DEFEN:

- $0 = Do$  not use ENABLE pin (ENABLE & VSYNC signal uses thru LVDS data lines)
- $1 =$  ENABLE pin used as ENABLE (Default)
- $2 =$  ENABLE pin used as VSYNC
- $3 = Do$  not use

#### DEFHS:

- $0 = LVDS\_ALGN$  pin used as ALIGN function
- $1 = LVDS\_ALGN$  pin used as ALIGN & HSYNC function

## **12.40 LUT\_ADDR (2Ch)**





#### **12.41 LUT\_DATA (2Dh, 2Eh)**





When LUT\_DATAL(2Dh) register is written following operations are happen

- Write Gamma look-up table template memory to LUT\_DAT (10bit) data at current LUT\_ADDR address
- Increase LUT\_ADDR register by 1 after write operation

When LUT\_DATA register are read following data are read

• Current LUT\_ADDR address data of Gamma look-up table memory are read

#### **12.42 LUT\_UPDATE (2Fh)**





UDGAMMA:

 $0 = No$  operations happen

 $1 =$  Enable copy LUT template memory data to selected R,G,B Gamma LUT memory

UDGAMMA register operation

- R,G,B LUT memory update is started at first VSYNC rising edge meet after UDGAMMA register set to 1
- UDGAMMA register cleared to 0 after update operation end automatically



Figure 41 : Gamma LUT Update timing

UDRGB:

001 = Select B Gamma LUT memory updated

010 = Select G Gamma LUT memory updated

011 = Select G, B Gamma LUT memory updated

100 = Select R Gamma LUT memory updated

 $101 =$  Select R, B Gamma LUT memory updated

110 = Select R, G Gamma LUT memory updated

 $111 =$  Select R, G, B Gamma LUT memory updated

#### **12.43 Reserved (30h,31h,32h,33h)**





## **12.44 Reserved (34h,35h)**





## **12.45 Reserved (36h)**





### **12.46 Reserved (37h)**





# **12.47 Reserved (38h,39h)**

**Name** Reserved





## **12.48 Reserved (3Ah)**





# **12.49 Reserved (3Bh)**





## **12.50 Reserved (3Ch)**





## **12.51 Reserved (3Dh)**





# **12.52 Reserved (40h)**





## **12.53 Reserved (41h)**





## **12.54 Reserved (42h)**





# **13. APPENDIX A: APPLICATION SYSTEM DIAGRAM**



Figure 42 : Block diagram of application reference system





Figure 43 : LVDS TX Reference Design

The LVDS TX module should have two I2C registers, which are TX\_ALNMOD and TX\_SKEWMOD since LVDS RX requires special alignment and skew compensation patterns. ALNMOD Register : When it is set, the TX should send the alignment pattern via  $2<sup>nd</sup>LVDS$  data channel (LVDS\_DAT1) and LVDS\_ALIGN signal which is a CMOS output. The alignment pattern is: "10000000".



Figure 44 : LVDS Alignment Pattern and Timing

SKEWMOD Register : When it is set, the TX should send the skew compensation patterns through all of the LVDS channel including the clock channel. The skew compensation pattern is "0001111".



Figure 45 : LVDS Skew Compensation Pattern and Timing

#### **Example RTL Code for LVDS\_TXOUT\_5X8.v**

```
// Created Tue Nov 26 11:31:11 2013
//--------------------------------------------------------------------------------------------------
//<br>// Title<br>// Design
// Title : LVDS_TXOUT_5X8
// Design : SXGA096_FPGA
// Author : Jae Koh
// Author<br>// Company
//
//-------------------------------------------------------------------------------------------------
 `timescale 1ns / 10ps
module LVDS_TXOUT_5X8 ( HS_IN ,HS_OUT ,rstn ,DIN ,EN_IN ,EN_OUT ,clk ,DOUT ,DUDS_TXOUT ,INDS_TL ,UDS_HS ,VS_OUT ,\overline{DE} OUT );
                  input EN_IN ;
                   wire EN_IN ;<br>input HS IN ;
                   wire HS_IN <mark>;</mark><br>input [23:0] DIN ;<br>wire [23:0] DIN ;
                  input clk ;
                  wire clk ;
                   input VS_IN ;<br>wire VS_IN ;<br>input DE_IN ;<br>wire DE_IN ;
                  input rstn ;
                  wire rstn ;
                  input [1:0] LVDSCTL ; // {ALNMOD, SKWMOD}
                  wire [1:0] LVDSCTL ;
                  output EN_OUT ;
                  wire EN O\overline{U}T ;
                  output HS_OUT ;
                  wire HS O\overline{U}T ;
                  output \overline{v}S_OUT ;
                   wire VS_OUT ;<br>output DE OUT ;
                   wire DE_OUT ;<br>output [39:0] DOUT ;
                  reg [39:0] DOUT ;
                   output LVDS_HS ;<br>reg LVDS HS ;
                   reg [87:0] DOUT0 ;
reg [4:0] VSO, DEO, ENO;
reg [7:0] HSO;
                   wire ALGN;
                   wire ALNMOD = LVDSCTL[1];
wire SKWMOD = LVDSCTL[0];
                   assign EN_OUT = ENO[4];<br>assign VS_OUT = VSO[4];<br>assign HS_OUT = HSO[4];<br>assign DE_OUT = DEO[4];
                  assign ALGN = ~\simDE_IN & (HS_IN | HSO[3] | HSO[7]) & ALNMOD;
                  wire [7:0] RIN, GIN, BIN;
                  assign RIN = DIN[23:16];
                   assign GIN = DIN[15:8];
assign BIN = DIN[7:0];
                  always @(DOUT0)
                                     begin 
                                                        // LVDS_CLK
                                                         DOUT[39] <= DOUT0[39];
DOUT[38] <= DOUT0[38];
                                                         DOUT[37] <= DOUT0[37];
DOUT[36] <= DOUT0[36];
                                                         DOUT[35] <= DOUT0[35];
DOUT[34] <= DOUT0[34];
DOUT[33] <= DOUT0[33];
DOUT[32] <= DOUT0[32];
                                                         // LVDS_D[3]<br>
DOUT[30] <= DOUT0[30];<br>
DOUT[29] <= DOUT0[29];<br>
DOUT[29] <= DOUT0[29];<br>
DOUT[28] <= DOUT0[28];<br>
DOUT[27] <= DOUT0[26];<br>
DOUT[27] <= DOUT0[26];<br>
DOUT[25] <= DOUT0[25];<br>
DOUT[25] <= DOUT0[25];<br>
DOUT[24];<br>
// LV
                                                         DOUT[23] <= DOUT0[23];
DOUT[22] <= DOUT0[22];
DOUT[21] <= DOUT0[21];
DOUT[20] <= DOUT0[20];
DOUT[19] <= DOUT0[19];
```

```
\begin{split} &\text{DOUT} \left[ 18 \right] \leq \text{DOUT} \left[ 17 \right] \leq \\ &\text{DOUT} \left[ 17 \right] \leq \text{DOUT} \left[ 17 \right] ; \\ &\text{/}/ \left[ \text{LWS\_D} \right[ 1] \\ &\text{DOUT} \left[ 15 \right] \leq \text{DOUT} \left[ 15 \right] ; \\ &\text{DOUT} \left[ 14 \right] \leq \text{DOUT} \left[ 14 \right] ; \\ &\text{DOUT} \left[ 12 \right] \leq \text{DOUT} \left[ 12 \right] ; \\ &\text{DOUT} \left[ DOUT[9] <= DOUT0[9];
DOUT[8] <= DOUT0[8];
                                                                                     // LVDS_D[0]
DOUT[7] <= DOUT0[7];
DOUT[6] <= DOUT0[6];
DOUT[5] <= DOUT0[5];
                                                                                     \begin{array}{lcl} \texttt{DOUT[4]} & \leq & \texttt{DOUT[4]},\\ \texttt{DOUT[3]} & \leq & \texttt{DOUT[3]},\\ \texttt{DOUT[2]} & \leq & \texttt{DOUT[2]},\\ \texttt{DOUT[1]} & \leq & \texttt{DOUT[1]},\\ \texttt{DOUT[0]} & \leq & \texttt{DOUT[0]}, \end{array}end
 always @(negedge rstn or negedge clk)
if (!rstn)
                                                                                  LVDS_HS \ \leftarrow 0;else
                                                                                   LVDS_HS \leq HSO[2];always @(negedge rstn or posedge clk)
                                        if (!rstn)
                                                                                   begin
                                                                                                                              VSO <= 0;
HSO <= 0;
                                                                                                                             DEO \le 0;ENO \le 0;DOUT0 \leq 0;
                                                                                   end
                                        else 
                                                                                   begin
                                                                                                                              VSO <= {VSO[3:0], VS_IN};
HSO <= {HSO[6:0], HS_IN};
DEO <= {DEO[3:0], DE_IN};
                                                                                                                            ENO \leq \{ENO[3:0], ENIN\};if (SKWMOD)
                                                                                                                                                                     .<br>begin
                                                                                                                                                                                                               DOUT0 \leq 40'h0F0F0F0F0F;
                                                                                                                                                                     end
                                                                                                                             else
                                                                                                                                                                     begin 
                                                                                                                                                                                                                  DOUT0[39:32] <= 8'b01010101; 
// RD3P/RD3N
                                                                                                                                                                                                                  \begin{array}{lcl} \texttt{DOUT0}\,[\,\,31] & \leq& \texttt{BIN}\,\texttt{[5]}\, \texttt{;} \\ \texttt{DOUT0}\,[\,\,30] & \leq& \texttt{BIN}\,\texttt{[4]}\, \texttt{;} \\ \texttt{DOUT0}\,[\,\,29] & \leq& \texttt{BIN}\,\texttt{[3]}\, \texttt{;} \\ \texttt{DOUT0}\,[\,\,28] & \leq& \texttt{BIN}\,\texttt{[1]}\, \texttt{;} \\ \texttt{DOUT0}\,[\,\,27] & \leq& \texttt{BIN}\,\texttt{[0]}\, \texttt{;} \end{arrayDOUT0[26] <= BIN[2];
DOUT0[25] <= BIN[6];
DOUT0[24] <= ~BIN[6]; 
                                                                                                                                                                                                                  // RD2P/RD2N<br>
DOUT0[23] <= RIN[0];<br>
DOUT0[21] <= BE_IN;<br>
DOUT0[21] <= HS_IN;<br>
DOUT0[20] <= EN_IN;<br>
DOUT0[19] <= EN_IN;<br>
DOUT0[18] <= GIN[7];<br>
DOUT0[18] <= GIN[7];<br>
DOUT0[16] <= ~GIN[7];
                                                                                                                                                                                                                  // RD1P/RD1N
if (ALGN)
                                                                                                                                                                                                                                                         begin
                                                                                                                                                                                                                                                                                                   DOUT0[15] < 1;DOUT0[14] < 0;DOUT0[13] <= 0;
DOUT0[12] <= 0;
                                                                                                                                                                                                                                                                                                     DOUT0[11] <= 0;
DOUT0[10] <= 0;
DOUT0[9] <= 0;
DOUT0[8] <= 0;
                                                                                                                                                                                                                                                          end
                                                                                                                                                                                                                else
                                                                                                                                                                                                                                                         begin
                                                                                                                                                                                                                                                                                                     \begin{array}{lcl} \texttt{DOUT0}\left[15\right] <= &\texttt{GIN}\left[6\right]; \\\\ \texttt{DOUT0}\left[14\right] <= &\texttt{GIN}\left[5\right]; \\\\ \texttt{DOUT0}\left[13\right] <= &\texttt{GIN}\left[1\right]; \\\\ \texttt{DOUT0}\left[12\right] <= &\texttt{GIN}\left[4\right]; \\\\ \texttt{DOUT0}\left[11\right] <= &\texttt{GIN}\left[4\right]; \end{array}DOUT0[10] <= GIN[3];
DOUT0[9] <= GIN[2];
DOUT0[8] <= ~GIN[2];
                                                                                                                                                                                                                                                           end
```
// RD0P/RD0N



end

end

endmodule



Figure 46 : LVDS Link Setup Flow Chart for Firmware

### **15. APPENDIX C: EEPROM MEMORY MAP**

Each SXGA096 micro display contains an EEPROM memory device to serve as non-volatile data storage for retrieving display specific information, such as its serial number and optimal registers values for proper operation. The data can be accessed via the same  $I^2C$  serial interface that is used to communicate with the micro display. The EEPROM'S serial address is as follows:

#### $SERADD = 0$



The first 15 bytes represent the serial number of the SXGA096 micro display. The following 68 bytes contain sequential data values that can be used to write to the micro display's internal registers starting with eeprom address 16 to 84.

Addresses 00 to 15 (decimal) should not be changed as they contain serial number and traceability information

Addresses 34, 36, 37,141, 142 to145 contain calibrated values specific to each display and should not be changed

Address 34 contains the IDRF value needed to reach  $900 \text{ cd/m}^2$  at room ambient Addresses 36 and 37 contain the on-chip temperature sensor calibration values, needed to correctly measure the display temperature Addresses 142-145 contain the information needed to calculate the IDRF needed set an absolute luminance (in  $cd/m^2$ ).

Registers defined as RESERVED should not be changed.

Addresses beyond 8Fh are blank and may be used.

**NOTE: The EEPROM is not write-protected and care should be taken not to activate the Write Mode. The values highlighted in gray are measured at the factory and are specific to each individual device.**





# **16. APPENDIX D: RECOMMENDED REGISTER SETTINGS**



